A 5-stage CPU pipeline processes instructions — fetch, decode, execute, memory, writeback — each slot shows an instruction progressing through the stages, with hazard stalls and forwarding paths visualized when dependencies arise.